

Product Specification

T3264W01B00

(REV 4)

Crystal Clear Technology sdn. bhd.

16Jalan TP5—Taman Perindustrian Sime UEP 47600 Subang Jaya—Selangor DE Malaysia. T: +603 80247099 F: +603 80247098



1.0 Table of contents

	Page
1. Table of contents	1
2. Record of revision	2
3. General specification	3
4. Absolute maximum ratings	4
5. Electrical characteristics	4
6. Environmental requirement	5
7. LCD specification	5 ~ 7
8. Interface	8
9. Functional description	9 ~ 14
10. Instructions	15 ~ 21
11. Quality assurance	22 ~ 28
12. Precautions in use LCM	29 ~ 30
13. Outline drawing	31



2.0 Record of revision

Rev	Date	Item	Page	Comment	Originator	Checked By
1.0	18/12/12			Initial Release	Wai Hong	Azhar
2.0	16.04.13			Update Mechanical Drawing	Azhar	Azhar
3.0	02.04.15	4	4	Add Temperature Range	Azhar	WHong
4.0	15.09.15			Update Mechanical Drawing	Azhar	Azhar



3.0 General specification

Panel size: 6.2 inch

Display format: Graphics 640 (w) x 320 (h) dots

Dot pitch: 0.21875 (w) x 0.21875 (h) mm

Active area: 140.0 (w) x 70.0 (h) mm

General dimensions: 160.0 (w) x 109.0 (h) x 4.6 (t) mm

Color pixel arrangement: Mono stripe


Display mode: Normal black VA

Driving method: TFT active matrix

Viewing direction: Wide view

LCD controller / driver: ST7511 or equivalent

Interface: LCD controller / driver - Parallel 6800 / 8080, 4-line serial, 3-line serial





NO	ITEM	ITEM SIMBOL MIN		MAX	UNIT
1.	Power Supply Voltage	VDDI, VDDA	- 0.3	6.0	V
		AVDD, GVDD		7.0	V
2.	2. LCD Power Supply Voltage	AVCL, GVCL, VCOM		- 7.0	V
		VGH - VGL		35.0	V
3.	MCU Interface Input Voltage	V _{IN}	- 0.3	VDDI+0.3	V
4.	Operating Temperature	Top	-20°C to +70°C		°C
5.	Storage Temperature	T _{st}	-30°C	C to $+80^{\circ}C$	°C

4.0 Absolute maximum rating (at Vss = 0V, ambient temperature = 25° C)

5.0 Electrical characteristics

NO	ITEM	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
1.	Operating Voltage	VDDI,		2.7		5.5	V
		VDDA	-	2.7	-	5.5	v
2.	Operating Voltage	VCCO	Built-in power	-	1.8	-	V
3.	Operating Voltage	AVDDO	Built-in power	6.1	-	9.0	V
4.	Operating Voltage	AVCLO	Built-in power	- 9.0	-	- 6.1	V
5.	Operating Voltage	GVDD	Built-in power	3.1	-	6.2	V
6.	Operating Voltage	GVCL	Built-in power	- 6.2	-	- 3.1	V
7.	Operating Voltage	VGH	Built-in power	8.0	-	19.0	V
8.	Operating Voltage	VGL	Built-in power	- 15.0	-	- 5.0	V
9.	Operating Voltage	VCOM	Built-in power	- 2.0	-	- 0.425	V
10.	"H" Input Voltage	V _{IH}	-	0.8VDDI	-	VDDI	V
11.	"L" Input Voltage	V _{IL}	-	Vss	-	0.2VDDI	V
12.	"H" Output	V _{OH}	VDDI=2.7V,	0.8VDDI		VDDI	V
	Voltage	V OH	I _{OL} =1mA	0.8 VDD1	-	VDDI	v
13.	"L" Output Voltage	V _{OL}	VDDI=2.7V,	V _{SS}		0.2VDDI	V
		V OL	I _{OL} =1mA	v ss	-	0.2 VDDI	v
15.	Current Supply	I _{DD}	-	-	-	-	А

5.1 Backlight Options

NO	COLOR	FORWARD VOLTAGE (V)			FORWARD CURRENT (mA)			TYPICAL BRIGHTNESS	
		Min	Тур.	Max	Min	Тур.	Max	(cd/m2) *	
1.	White	-	3.3	-	-	180	240	3000	

*Note : 1. Brightness measured at backlight surface.

2. On LCD surface, brightness is only about 10% to 15% of backlight brightness.

3. Lifetime of backlight: For YG, Amber, Red = 50K hrs. For White, Blue = 10K hrs



6.0 Environmental requirements

NO	ITEM	CONDITION
1.	Operating Temperature	Refer page 4
2.	Storage Temperature	Refer page 4
3.	Operating Humidity	5% to 95%RH
4.	Cycle Test	0 C @ 30 min to 50 C @ 30min for 1 cycle run for 10 cycles
5.	Lifetime	50000 HOURS (excluding backlight)

*Note: The background color and contrast ratio of LCD will vary throughout operating temperature range.

7.0 LCD specification

NO	ITEM	SYMBOL	CONDITION	LCD TYPE UNIT	REF.	
		θ x 1		52.1		
1.	Viewing Angle	θx 2	CR ≥ 250	47.5	7.1.2	
1.	$\theta y 1$	θу 1	$CR \ge 230$	40.9		
	¢ 0,	θ y 2		47.1		
2.	Contrast Ratio	CR	$\Theta = 0^0$	1900	7.1.3	
3.	Response Time (msec)	Rise Time (Tr) + Decay Time (Td)	$\Theta = 0^0$	35	7.1.4	

7.1 Electro-optical characteristics (at ambient temperature = 25° C)

*Note:


- 1. Viewing angle data is based on bottom view product by default. Should it be a top view product, values are then swap.
- 2. Contrast ratio is based on typical data when using white colour as backlight.
- 3. Equipment Used Eldim; Ez Contrast 120R, Spot Size = 2mm



NO	CHARACTERISTICS	DEFINITIONS
7.1.1	Definition of Operating Voltage (V _{LCD})	V_{LCD} V_{LCD} $V_{LCD}: Operating Voltage$ $F: Frame Frequency$
7.1.2	Definition of Viewing Angle	TOP θ REAR LEFT
		REAR (θ y2) LEFT(θ x2) RIGHT(θ x1) FRONT (θ y1)



Spec. No: T3264W01B00 REV4





Spec. No: T3264W01B00 REV4

8.0 Interface


8.1	Display Driver	ST7511 or e	quivalent
8.2	Pin No	Symbol	Description
	1	GND	Ground
	2	GND	Ground
	3	VDDA	Power supply for analog and booster circuit
	4	VDDI	Power supply for IO system
	5	D0 / SDA	8 bits bi-directional data bus / Serial data
	6	D1	8 bits bi-directional data bus
	7	D2	8 bits bi-directional data bus
	8	D3	8 bits bi-directional data bus
	9	D4	8 bits bi-directional data bus
	10	D5	8 bits bi-directional data bus
	11	D6	8 bits bi-directional data bus
	12	D7 / SCL	8 bits bi-directional data bus / Serial input clock
	13	RSTB	Reset input, active low
	14	CSB	Chip select input, active low
	15	A0	Register select input, H : Data / Parameter, L : Command
	16	RWR	R/W : 6800 Series Parallel Interface Read & Write Control Input /WR : 8080 Series Parallel Interface Write Enable Clock Input
	17	ERD	E : 6800 Series Parallel Interface Read & Write Control Input /RD : 8080 Series Parallel Interface Read Enable Clock Input
	18	NC	No Connection
	19	K	LED cathode
	20	А	LED anode



9.0 Functional Descriptions

9.1 Read/Write timing characteristics

System Bus Timing for 6800 Series MPU




Signal	Symbol	Condition	Min.	Max.	Unit
4.0	tAW6		10		
	tAH6		0]
	tCYC6		1100		
	tEWLW		500]
E	tEWHW		500]
1	tEWLR		500]
	tEWHR		500		ns
COR	tCSS6		100]
CSB	tCSH6		130]
	tDS6		200		1
D[7:0]	tDH6		250]
D[7:0]	tACC6	CL = 100 pF		950	1
1	tOH6	CL = 100 pF	5	200	1
	A0	A0 tAW6 A0 tAH6 tCYC6 tEWLW tE tEWLW tEWHW tEWHR tESS6 tCSS6 tCSH6 tDS6 D[7:0] tACC6	A0 tAW6 A0 tAW6 tAH6 tCYC6 tEWLW tEWLW tEWLR tEWLR tEWHR tEWHR CSB tCSS6 tCSH6 tCSH6 tD7:0] tD6 tACC6 CL = 100 pF	A0 tAW6 10 A0 tAW6 0 tAH6 0 tE tCYC6 1100 tEWLW 500 tEWLW 500 tEWLR 500 tEWHR 500 tEWHR 500 tEWHR 500 tEWHR 500 tEWHR 500 tESS6 100 tCSB tCSS6 tDS6 200 tDH6 250 tACC6 CL = 100 pF	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

Note:

 The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, (tr + tf) ≤ (tCYC8 - tCCLW - tCCHW) for (tr + tf) ≤ (tCYC8 - tCCLR - tCCHR) are specified.

- 2. All timing is specified using 20% and 80% of VDD1 as the reference.
- 3. tCCLW and tCCLR are specified as the overlap between CSB being "L" and MR and /RD being at the "L" level. CSB and MR (or /RD) cannot act at the same time and CSB should be 100ns widther than /WR (or /RD).





AGND = PGND =DGND = 0V, VDDA = VDDP= VDDI = 3.0 to 5.0V , Ta = 25°C

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Address setup time	A0	tAW8		10		
Address hold time	A0	tAH8		0]
System cycle time		tCYC8		1100		
/WR L pulse width (WRITE)	/WR	tCCLW		500		
/WR H pulse width (WRITE)		tCCHW		500]
/RD L pulse width (READ)	/RD	tCCLR		950]
/RD H pulse width (READ)	/KD	tCCHR		500		ns
CSB setup time	CSB	tCSS8		100]
CSB hold time	CSB	tCSH8		100]
WRITE Data setup time		tDS8		200		
WRITE Data hold time	D(7:0)	tDH8		50]
READ access time	D[7:0]	tACC8	CL = 100 pF		950]
READ Output disable time		tOH8	CL = 100 pF	5	200	1

Note:


 The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, (tr + tf) ≤ (tCYC8 - tCCLW - tCCHW) for (tr + tf) ≤ (tCYC8 - tCCLR - tCCHR) are specified.

2. All timing is specified using 20% and 80% of VDD1 as the reference.

tCCLW and tCCLR are specified as the overlap between CSB being "L" and WR and /RD being at the "L" level.
 CSB and /WR (or /RD) cannot act at the same time and CSB should be 100ns widther than /WR (or /RD).



System Bus Timing for 4-Line Serial Interface



AGND = PGND =DGND = 0V, VDDA = VDDP= VDDI = 3.0 to 5.0V, Ta = 25℃

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Serial clock period		tSCYC		300		
SCL "H" pulse width	SCL	tSHW		150		
SCL "L" pulse width		tSLW		150		
Address setup time	A0	tSAS		150		
Address hold time	AU	tSAH		150		
Data setup time	SDA	tSDS		120		ns
Data hold time	SDA	tSDH		120		
CSB-SCL time		tCSS		150		
CSB-SCL time	CSB	tCSH		150		
CSB "H" pulse width		tCSW		30		


Note:

1. The input signal rise and fall time (tr, tf) are specified at 15 ns or less.

2. All timing is specified using 20% and 80% of VDD1 as the standard.



System Bus Timing for 3-Line Serial Interface



AGND = PGND =DGND = 0V, VDDA = VDDP= VDDI = 3.0 to 5.0V, Ta = 25°C

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Serial Clock Period		tSCYC		300		
SCL "H" pulse width	SCL	tSHW		150		
SCL "L" pulse width		tSLW		150		
Data setup time	SDA	tSDS		120		
Data hold time	SDA	tSDH		120		ns
CSB-SCL time		tCSS		150	—	
CSB-SCL time	CSB	tCSH		150		
CSB "H" pulse width		tCSW		30		


Note:

1. The input signal rise and fall time (tr, tf) are specified at 15 ns or less.

2. All timing is specified using 20% and 80% of VDD1 as the standard.




Hardware Reset Timing



AGND = PGND =DGND = 0V, VDDA = VDDP= VDDI = 3.0 to 5.0V, Ta = 25℃

Item	Signal	Symbol	Condition	Rat	ting	Unit	
ntem	Signal	Symbol	Contration	Min.	Max.	onn	
Reset time		tR			5 ^{*1}		
Reset "L" pulse width	RSTB	tRW		15		us	
Reset rejection	KOID	tRJ			5		
Reset rejection (for noise spike)		tRJS		_	10	ns	




Note:

- For PROM related operation, it takes 50ms at least for PROM Registers to load PROM contents. Do NOT use any PROM related command during this period.
- 2. When the system issues a RSTB LOW pulse, the reset procedure of IC will start if the LOW pulse is longer than tRW specified above. If the LOW pulse is less than tRJ specified above, the reset procedure of IC will not start. If the LOW pulse is longer than tRJ and less than tRW, the reset procedure of IC is not guaranteed.




9.2 Application Circuits


9.2.1 6800 – Series Parallel Interface



9.2.2 8080 – Series Parallel Interface



9.2.3 4-line Serial Interface



9.2.4 3-line Serial Interface

	SDA	→ D0
	SCL	→ D7
	CSB	→ CSB
	RST	→ RST
MCU		TFT Module



Spec. No: T3264W01B00 REV4

10.0 Instruction set

Instruction	Add. (hex)	A0	ERD	RWR	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	Function
NOP	00	0	1	4	0	0	0	0	0	0	0	0		Non-Operati
NOF	00	1	1	and.	1	0	1	0	0	1	0	1		on
SLPOUT	12	0	1	1	0	0	0	1	0	0	1	0	di.	Sleep Out
SLFUUT	12	1	1	1	1	0	1	0	0	1	0	1		Sleep Out
SLPIN	13	0	1	1	0	0	0	1	0	0	1	1		Sleep In
SLFIN		1	1	đu.	1	0	1	0	0	1	0	1	A Passing	Sleep III
DISOFF	14	0	1	ŝ	0	0	0	1	0	1	0	0		Display Off
DISOF	14	1	1	and a	1	0	1	0	0	1	0	1		Display Off
DISON	15	0	1	den.	0	0	0	1	0	1	0	7		Display On
DISON	15	1	1	đ.	1	0	1	0	0	1	0	1		Display On
	1A	0	1	4	0	0	0	1	1	0	1 /	0		Display
DINVOUT		1	1	1	1	0	1	0	0	1	0	1		Invert Out
DINUMN	4.0	0	1	1	0	0	0	1	1	0	1	1		Display
DINVIN	1B	1	1	4	1	0	1	0	0	1	0	1		Invert In
	10	0	1	*	0	0	0 <	1	1	1	0	0		Distance Out
BLOUT	1C	1	1	1	1	0	1	0	0	1	0	1		Blinking Out
DUN	10	0	1	1	0	0	0	1	1	1	0	1		Disking In
BLIN	1D	1	1	4	1	0	1	0	0	1	0	1		Blinking In
		0	1	*	0	0	1	0	0	0	0	1		
		1	1	Ť	0	0	0	0	0	0	SFrmA1	SFrmA0	00	Otert From a
STFRAME	21	1	1	1	1	0	1	0	0	1	0	1		Start Frame
		1	1	1	1	0	1	0	0	1	0	1		Address
		1	1	*	1	0	1	0	0	1	0	1		Ī
		0	1	1	0	0	1	0	0	0	1	0		
	İ	1	1	1	0	0	0	0	0	0	BppSel1	BppSel0	02	1
BPPSEL	22	1	1	1	1	0	1	0	0	1	0	1		BPP Select
		1	1	1		0	1	0	0	1	0	1		1
		1	1	Ť	1	0	1	0	0	1	0	1		1
		0	1	1	0	0	1	0	0	1	0	0		
		1	1	1	0	0	0	0	0	M∨	MY	MX	00	Memory
MADCTL	24	1	1	1	1	0	1	0	0	1	0	1		Address
		1	1	4	1	0	1	0	0	1	0	1		Control
		1	1	Ť	1	0	1	0	0	1	0	1		1
		0	1	1	0	0	1	0	0	1	0	1		
		1	1	1	PSA7	PSA6	PSA5	PSA4	PSA3	PSA2	PSA1	PSA0	00	1
PASET	25	1	1	4	PEA7	PEA6	PEA5	PEA4	PEA3	PEA2	PEA1	PEA0	9F	Page
		1	1	1	0	0	0	0	0	0	FrmA1	FrmA0	00	Address Set
		1	1	1	1	0	1	0	0	1	0	1		†
CASET	26	0	1	1	0	0	1	0	0	1	1	0		Column



		1	1	î	0	0	0	0	0	0	CSA9	CSA8	00	Address Set
		1	1	1	CSA7	CSA6	CSA5	CSA4	CSA3	CSA2	CSA1	CSA0	00	1
		1	1	1	0	0	0	0	0	0	CEA9	CEA8	02	1
		1	1	ţ.	CEA7	CEA6	CEA5	CEA4	CEA3	CEA2	CEA1	CEA0	7F	1
		0	1	1	0	0	1	0	1	0	0	1		
		1	1	1	0	0	0	0	BFData3	BFData2	BFData1	BFData0	00	-
BLKFIL	29	1	1	1	1	0	1	0	0	1	0	1		Block Fill
		1	1	1	1	0	1	0	0	1	0	1		+
		1	1	*	1	0	1	0	0	1	0	1	.8	+
		0	1	1	0	0	1	0	1	0	1	1		
		1	1	1	BlinkCyc7	BlinkCyc6	BlinkCyc5	BlinkCyc4	BlinkCyc3	BlinkCyc2	BlinkCyc1	BlinkCyc0	1D	+
BLSET	2B	1	1	ţ	0	0	0	0	B1stF1	B1stF0	B2ndF1	B2ndF0	01	Blinking Set
		1	1	1	1	0	1	0	0	1	0	1		
		1	1	î	1	0	1	0	0	1	0	1	/ 1	+
		0	1	1	0	0	1	0	1	1	0	0		
WRRAM	2C	1	1	1	1	0	1	0	0	1	0	1		Write RAM
		1	1	î	Data7	Data6	Data5	Data4	Data3	Data2	Data1	Data0		+
		0	1	1	0	0	1	0	1	1	0	1		
		1	1	1	1	0	1	0	0	1	0	1		†
RDRAM	2D	1	1	1	х	х	x	x	x	x	x	x		Read RAM
		1	1	1	Data7	Data6	Data5 <	Data4	Data3	Data2	Data1	Data0		†
		0	1	1	0	0	1	1	0	0	0	1		
		1	1	1	0	0	0	0	0	0	0	DisLin8	01	1
DISAR	31	1	1	1	DisLin7	DisLin6	DisLin5	DisLin4	DisLin3	DisLin2	DisLin1	DisLin0	3F	Display Area
		1	1	1	0	0	0	0	0	0	DisCol9	DisCol8	02	1
		1	1	1	DisCol7	DisCol6	DisCol5	DisCol4	DisCol3	DisCol2	DisCol1	DisCol0	7F	Ť
		0	1	î	0	0	1	1	0	0	1	0		
		1	1	1	HClkNo7	HClkNo6	HCIkNo5	HClkNo4	HClkNo3	HClkNo2	HClkNo1	HClkNo0	32	+
DISSET1	32	1	1	1	BPNo7	BPNo6	BPNo5	BPNo4	BPNo3	BPNo2	BPNo1	BPNo0	02	Display Set1
		1	1	1	NorBlk	OSCO	0	0	FPNo11	FPNo10	FPNo9	FPNo8	00	+
		1	1	1	FPNo7	FPNo6	FPNo5	FPNo4	FPNo3	FPNo2	FPNo1	FPNo0	01	1
		0	1	1	0	0	1	1	0	0	1	1		
		1	1	1	SOnT7	SOnT6	SOnT5	SOnT4	SOnT3	SOnT2	SOnT1	SOnT0	0 A	-
DISSET2	33	1	1	1	SOffT7	SOffT6	SOffT5	SOffT4	SOffT3	SOffT2	SOffT1	SOffT0	28	Display Set2
		1	1	î	GOnT7	GOnT6	GOnT5	GOnT4	GOnT3	GOnT2	GOnT1	GOnT0	0C	+
		-	1	1	GOffT7	GOffT6	GOffT5	GOffT4	GOffT3	GOffT2	GOffT1	GOffT0	26	+
		0	1	1	0	0	1	1	0	1	0	0		
		1	1	1	0	0	0	0	0	0	0	Part1SL8	00	1
PTLSET1	34	1	1	1	Part1SL7	Part1SL6	Part1SL5	Part1SL4	Part1SL3	Part1SL2	Part1SL1	Part1SL0	00	Partial Set 1
		1	1	î	0	0	0	0	0	0	0	Part1EL8	00	1
		1	1	1	Part1EL7	Part1EL6	Part1EL5	Part1EL4	Part1EL3	Part1EL2	Part1EL1	Part1EL0	00	1
PTLSET2	35	0	1	1	0	0	1	1	0	1	0	1		Partial Set 2
		1	1	1	0	0	0	0	0	0	0	Part2SL8	00	†
		1	1	1	Part2SL7	Part2SL6	Part2SL5	Part2SL4	Part2SL3	Part2SL2	Part2SL1	Part2SL0	00	+
		1	1	2	0	0	0	0	0	0	0	Part2EL8	00	†



		1	1	1	Part2EL7	Part2EL6	Part2EL5	Part2EL4	Part2EL3	Part2EL2	Part2EL1	Part2EL0	00	
		0	1	1	0	0	1	1	0	1	1	0		
		1	1	1	0	NDisRefR6	NDisRefR5	NDisRefR4	NDisRefR3	NDisRefR2	NDisRefR1	NDisRefR0	00	1
PTLSET3	36	1	1	1	0	0	0	0	0	RTBFreq2	RTBFreq1	RTBFreq0	00	Partial Set 3
		1	1	1	0	0	0	0	0	0	NDisDM1	NDisDM0	00	
		1	1	1	1	0	1	0	0	1	0	1		
		0	1	1	0	1	0	1	0	1	0	0		
		1	1	1	0	0	0	0	VcomS3	VcomS2	VcomS1	VcomS0	00	
VCMDAT	54	1	1	4	0	0	VcomD15	VcomD14	VcomD13	VcomD12	VcomD11	VcomD10	_ 00	
		1	1	1	0	0	VcomD25	VcomD24	VcomD23	VcomD22	VcomD21	VcomD20	00	Offset Data
		1	1	1	1	0	1	0	0	1	0	1		
		0	1	1	0	1	0	1	0	1	0	1	A ROOM	
		1	1	1	UID117	UID116	UID115	UID114	UID113	UID112	UID111	UID110	00	
UIDSET	55	1	1	î	UID127	UID126	UID125	UID124	UID123	UID122	UID121	UID120	00	User ID
		1	1	1	UID217	UID216	UID215	UID214	UID213	UID212	UID211	UID210	00	
		1	1	1	UID227	UID226	UID225	UID224	UID223	UID222	UID221	UID220	00	
		0	1	1	0	1	0	1	1	0	1	0		
		1	1	1	MTPMOD7	MTPMOD6	MTPMOD5	MTPMOD4	MTPMOD3	MTPMOD2	MTPMOD1	MTPMOD0	00	Multi Time
MTPMOD	5A	1	1	1	1	0	1	0	0	1	0	1		PROM
		1	1	1	1	0	1	0	0	1	0	1		Mode
		1	1	-	1	0	1 <	0	0	1	0	1		
		0	1	4 000	0	1	0	1		0	1	1		
		1	1	1	0	0	0	0	0	MTP_Sel	0	Prog_Mod	00	Multi Time
MTPOP	5B	1	1	1	1	0	1	0	0	1	0	1		PROM
		1	1	*	1	0	1	0	0	1	0	1		Operation
		1	1	1	1	0	1	0	0	1	0	1		
		0	1	î	0	1	1.	0	0	0	0	1		
		1	1	1	BST3SR1	BST3SR0	o	0	BST4ON	BST3ON	BST2ON	BST1ON	40	Power
PWRCTL	61	1	1	-	FOFNo3	FOFNo2	FOFNo1	FOFNo0	0	SAMPSet2	SAMPSet1	SAMPSet0	01	Control
		1	1	1	0	0	0	0	0	0	1	0	02	Control
		1	1	1	1	0	1	0	0	1	0	1		
		0	1	đen.	0	1	1	0	0	0	1	0		
	M	1	1	1	0	VCOM6	VCOM5	VCOM4	VCOM3	VCOM2	VCOM1	VCOM0	0 A	Electronic
EVSET1	62	1	1	*	0	0	VGHREG5	VGHREG4	VGHREG3	VGHREG2	VGHREG1	VGHREG0	06	Volumn Set
		1	1	î	0	0	0	VGLREG4	VGLREG3	VGLREG2	VGLREG1	VGLREG0	0F	1
		1	1	1	1	0	1	0	0	1	0	1		
		0	1	1	0	1	1	0	0	0	1	1		
		1	์ 1	1	0	0	0	GVDD4	GVDD3	GVDD2	GVDD1	GVDD0	0F	Electronic
EVSET2	63	1	1	- Anno	0	0	0	GVCL4	GVCL3	GVCL2	GVCL1	GVCL0	0F	Volumn Set
		1	1	1	1	0	1	0	0	1	0	1		2
		1	1	1	1	0	1	0	0	1	0	1		
BCLKSET	64	0	1	4	0	1	1	0	0	1	0	0		Booster
		1	1	-	0	AVclClk2	AVclClk1	AVcIClk0	0	AVdClk2	AVdClk2	AVdClk2	44	Clock
		1	1	1	0	VglClk2	VglClk1	VglClk0	0	Vghclk2	Vghclk1	VghClk0	44	Setting
		1	1	1	0	AVcICIk_nd2	AVdClk_nd1	AVcIC lk_nd2	0	AVdClk_nd2	AVdClk_nd1	AVdClk_nd0	44	



		1	1	î	0	VglClk_nd2	VglClk_nd1	VgIClk_nd0	0	Vghdk_nd2	Vghclk_nd1	VghClk_nd0	44	
		0	1	1	0	1	1	0	0	1	1	0		
		1	1	1	VGPP	0	0	ScanDir	0	0	ScanMod1	ScanMod0	00	†
GATESET	66	1	1	Ť	1	0	1	0	0	1	0	1		Gate Set
		1	1	î	1	0	1	0	0	1	0	1		Ť
		1	1	1	1	0	1	0	0	1	0	1		†
		0	1	1	0	1	1	0	1	1	0	0		
		1	1	1	0	0	0	0	0	LOnTyp	0	LEDMD	00	
PWMCTRL	6C	1	1	Ť	SLEDOn7	SLEDOn6	SLEDOn5	SLEDOn4	SLEDOn3	SLEDOn2	SLEDOn1	SLEDOn0	A	PWM
		1	1	1	ASLEDOn7	ASLEDOn6	ASLEDOn5	ASLEDOn4	ASLEDOn3	ASLEDOn2	ASLEDOn1	ASLEDOn0		Control
		1	1	1	ASLEDOf7	ASLEDOf6	ASLEDOf5	ASLEDOf4	ASLEDOf3	ASLEDOf2	ASLEDOf1	ASLEDOf0		Ť
		0	1	1	0	1	1	1	0	0	1	0	A Party of	
		1	1	1	1	0	1	0	0	1	0	1		
		1	÷	1	R17	R16	R15	0	R13	R12	R11	R10	4 W	Ī
RDSTAT	70	1	1	1	0	R26	R25	R24	R23	R22	R21	R20		Read Status
RUSIAI	72	1	1	1	R37	R36	R35	R34	R33	R32	R31	R30		Read Status
		1	1	1	R47	R46	R45	R44	R43	R42	R41	R40		Ī
		1	1	1	0	0	0	0	0	R52	R51	R50		Ī
		1	*	1	0	R66	R65	R64	0	R62	R61	R60		Ī
		0	1	1	0	1	1	1	0	0	1	1		Read
RDREV	73	1	1	1	1	0	1 (0	0	1	0	1		Read
		1		1	R17	R16	R15	R14	R13	R12	R11	R10		Revision
		0	1	1	0	1	1	1	0	1	0	1		
		1	1	1	1	0	1	0	0	1	0	1		
		1	4	1	R17	R16	R15	R14	R13	R12	R11	R10		
		1		1	R27	R26	R25	R24	R23	R22	R21	R20		
		1	*	1	R37	R36	R35	R34	R33	R32	R31	R30]
		1	and a	1	R47	R46	R45	R44	R43	R42	R41	R40		
RDUID	75	1	-	1	R57	R56	R55	R54	R53	R52	R51	R50		Read User
RDOID	15	1		1	R67	R66	R65	R64	R63	R62	R61	R60		ID
		1	-	1	R77	R76	R75	R74	R73	R72	R71	R70		
		1	al constanting of the second	1	R87	R86	R85	R84	R83	R82	R81	R80		
		1	1	1	R97	R96	R95	R94	R93	R92	R91	R90		
		1	1	1	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0		
		1	1	1	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0		
	4	1	1	1	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0		
RDVCMDA	79	0	T	1	0	1	1	1	1	0	0	1		Read VCOM
т		1	1	1	1	0	1	0	0	1	0	1		Data
		1		1	×	x	R15	R14	R13	R12	R11	R10		ļ
		1	4	1	×	x	R25	R24	R23	R22	R21	R20		ļ
		1	*	1	×	×	R35	R34	R33	R32	R31	R30		ļ
		1	-	1	×	×	R45	R44	R43	R42	R41	R40		ļ
		1	*	1	×	×	R55	R54	R53	R52	R51	R50		
		1	-	1	×	×	R65	R64	R63	R62	R61	R60		
		1		1	×	x	R75	R74	R73	R72	R71	R70		



		1	î	1	0	0	0	0	R83	R82	R81	R80		
		0	1	1	1	0	0	1	0	0	0	1		
		1	1	1	0	0	G4BPV05	G4BPV04	G4BPV03	G4BPV02	G4BPV01	G4BPV00	00	Gamma Set
GAMSET4	91	1	1	1	0	0	G4BPV15	G4BPV14	G4BPV13	G4BPV12	G4BPV11	G4BPV10	04	4bpp
P1		1	1	1	0	0	G4BPV25	G4BPV24	G4BPV23	G4BPV22	G4BPV21	G4BPV20	08	Positive 1
		1	1	1	0	0	G4BPV35	G4BPV34	G4BPV33	G4BPV32	G4BPV31	G4BPV30	0C	ł
		0	1	1	1	0	0	1	0	0	1	0		
		1	1	1	0	0	G4BPV45	G4BPV44	G4BPV43	G4BPV42	G4BPV41	G4BPV40	10	Gamma Set
GAMSET4	92	1	1	1	0	0	G4BPV55	G4BPV54	G4BPV53	G4BPV52	G4BPV51	G4BPV50	_14	4bpp
P2		1	1	1	0	0	G4BPV65	G4BPV64	G4BPV63	G4BPV62	G4BPV61	G4BPV60	18	Positive 2
		1	1	1	0	0	G4BPV75	G4BPV74	G4BPV73	G4BPV72	G4BPV71	G4BPV70	1C	†
		0	1	4	1	0	0	1	0	0	1	1	- Appendix	
		1	1	1	0	0	G4BPV85	G4BPV84	G4BPV83	G4BPV82	G4BPV81	G4BPV80	23	Gamma Set
GAMSET4	93	1	1	î	0	0	G4BPV95	G4BPV94	G4BPV93	G4BPV92	G4BPV91	G4BPV90	27	4bpp
P3		1	1	1	0	0	G4BPVA5	G4BPVA4	G4BPVA3	G4BPVA2	G4BPVA1	G4BPVA0	2B	Positive 3
		1	1	1	0	0	G4BPVB5	G4BPVB4	G4BPVB3	G4BPVB2	G4BPVB1	G4BPVB0	2F	t
		0	1	1	1	0	0	1	0	1	0	0		
		1	1	1	0	0	G4BPVC5	G4BPVC4	G4BPVC3	G4BPVC2	G4BPVC1	G4BPVC0	33	Gamma Set
GAMSET4	94	1	1	1	0	0	G4BPVD5	G4BPVD4	G4BPVD3	G4BPVD2	G4BPVD1	G4BPVD0	37	4bpp
P4		1	1	1	0	0	G4BPVE5	G4BPVE4	G4BPVE3	G4BPVE2	G4BPVE1	G4BPVE0	3B	Positive 4
		1	1	1	0	0	G4BPVF5	G4BPVF4	G4BPVF3	G4BPVF2	G4BPVF1	G4BPVF0	3F	t
		0	1	1	1	0	0	1	0	1	0	1		
		1	1	1	0	0	G2BPV05	G2BPV04	G2BPV03	G2BPV02	G2BPV01	G2BPV00	00	Gamma Set
GAMSET2	95	1	1	1	0	0	G2BPV15	G2BPV14	G2BPV13	G2BPV12	G2BPV11	G2BPV10	15	2bpp
Р		1	1	1	0	0	G2BPV25	G2BPV24	G2BPV23	G2BPV22	G2BPV21	G2BPV20	2A	Positive
		1	1	1	0	0	G2BPV35	G2BPV34	G2BPV33	G2BPV32	G2BPV31	G2BPV30	3F	†
		0	1	1	1	0	0	1	0	1	1	0		
		1	1	1	0	0	G1BPV05	G1BPV04	G1BPV03	G1BPV02	G1BPV01	G1BPV00	00	
GAMSET1	96	1	1	1	0	0	G1BPV15	G1BPV14	G1BPV13	G1BPV12	G1BPV11	G1BPV10	3F	Gamma Set
		1	1	1	0	0	G1BNV05	G1BNV04	G1BNV03	G1BNV02	G1BNV01	G1BNV00	00	1bpp
		1	1	1	0	0	G1BNV15	G1BNV14	G1BNV13	G1BNV12	G1BNV11	G1BNV10	3F	İ
		0	1	1	1	0	0	1	1	0	0	1		
		1	1	1	0	0	G4BNV05	G4BNV04	G4BNV03	G4BNV02	G4BNV01	G4BNV00	00	Gamma Set
GAMSET4	99	1	1	4	0	0	G4BNV15	G4BNV14	G4BNV13	G4BNV12	G4BNV11	G4BNV10	04	4bpp
N1		1	1	1	0	0	G4BNV25	G4BNV24	G4BNV23	G4BNV22	G4BNV21	G4BNV20	08	Negative 1
	and the	1	1	1	0	0	G4BNV35	G4BNV34	G4BNV33	G4BNV32	G4BNV31	G4BNV30	0C	†
		0	1	1	1	0	0	1	1	0	1	0		
		1	1	1	0	0	G4BNV45	G4BNV44	G4BNV43	G4BNV42	G4BNV41	G4BNV40	10	Gamma Set
GAMSET4	9A	1	1	1	0	0	G4BNV55	G4BNV54	G4BNV53	G4BNV52	G4BNV51	G4BNV50	14	4bpp
N2		1	1	î	0	0	G4BNV65	G4BNV64	G4BNV63	G4BNV62	G4BNV61	G4BNV60	18	Negative 2
		1	1	1	0	0	G4BNV75	G4BNV74	G4BNV73	G4BNV72	G4BNV71	G4BNV70	1C	İ
GAMSET4	9B	0	1	1	1	0	0	1	1	0	1	1		Gamma Set
N3		1	1	ţ	0	0	G4BNV85	G4BNV84	G4BNV83	G4BNV82	G4BNV81	G4BNV80	23	4bpp
		1	1	1	0	0	G4BNV95	G4BNV94	G4BNV93	G4BNV92	G4BNV91	G4BNV90	27	Negative 3
		1	1	1	0	0	G4BNVA5	G4BNVA4	G4BNVA3	G4BNVA2	G4BNVA1	G4BNVA0	2B	1



		1	1	Ť	0	0	G4BNVB5	G4BNVB4	G4BNVB3	G4BNVB2	G4BNVB1	G4BNVB0	2F	
		0	1	1	1	0	0	1	1	1	0	0		
CAMPETA		1	1	1	0	0	G4BNVC5	G4BNVC4	G4BNVC3	G4BNVC2	G4BNVC1	G4BNVC0	33	Gamma Set
GAMSET4 N4	9C	1	1	-	0	0	G4BNVD5	G4BNVD4	G4BNVD3	G4BNVD2	G4BNVD1	G4BNVD0	37	4bpp
114		1	1	1	0	0	G4BNVE5	G4BNVE4	G4BNVE3	G4BNVE2	G4BNVE1	G4BNVE0	3B	Negative 4
		1	1	1	0	0	G4BNVF5	G4BNVF4	G4BNVF3	G4BNVF2	G4BNVF1	G4BNVF0	3F	
		0	1	1	1	0	0	1	1	1	0	1		
GAMSET2		1	1	4	0	0	G2BNV05	G2BNV04	G2BNV03	G2BNV02	G2BNV01	G2BNV00	00	Gamma Set
GAMSETZ N	9D	1	1	*	0	0	G2BNV15	G2BNV14	G2BNV13	G2BNV12	G2BNV11	G2BNV10	15	2bpp
		1	1	1	0	0	G2BNV25	G2BNV24	G2BNV23	G2BNV22	G2BNV21	G2BNV20	2A	Negative
		1	1	1	0	0	G2BNV35	G2BNV34	G2BNV33	G2BNV32	G2BNV31	G2BNV30	3F	
RMWIN	A 4	0	1	-	1	0	1	0	0	0	0	1	A CONTRACTOR	Read Modify
RIVIVVIN	A1	1	1	1	1	0	1	0	0	1	0	1		Write In
MTPRDEN	A2	0	1	1	1	0	1	0	0	0	1	0	, O	MTP Read
WITERDEN	~~ <u>~</u>	1	1	1	1	0	1	0	0	1	0	1		Enable
MTPWREN	A3 -	0	1	1	1	0	1	0	0	0	1	1		MTP Write
WITPVKEN	A3	1	1	î	1	0	1	0	0	1	0	1		Enable
PTLOUT	A9	0	1	1	1	0	1	0	1	0	0	1		Partial Out
FILOUI	Ag	1	1	1	1	0	1	0	0	1	0	1		
PTLIN	AA	0	1	1	1	0	1	0	1	0	1	0		Partial In
PILIN	~~	1	1	1	1	0	1 4	0	0	1	0	1		Partial III
RMWOUT	AC	0	1	4	1	0	1	0	1	1	0	0		Read Modify
RIVIV001	AC	1	1	1	1	0	1	0	0	1	0	1		Write Out
OWDEGET	A.E.	0	1	1	1	0	1	0	1	1	1	0		Software
SWRESET	AE	1	1	1	1	0	1	0	0	1	0	1		Reset




10.1 Initialization code for S	T7511
Write(COMMAND, 0xAE); Write(DATA, 0xA5);	// SWreset
Write(COMMAND, 0x61); Write(DATA, 0x0F); Write(DATA, 0x04); Write(DATA, 0x02); Write(DATA, 0xA5);	// all PWR on
	// Electronic Volumn Set 1 // VCOM[6:0] 0~127 => -0.4250-(0.0125xVCOM) // VGHREG[5:0] 0~63 => 1.5+(0.1x(VGHREG-1))*** // VGLREG[4:0] 0~31 => 2.4+(0.1xVGLREG)
Write(COMMAND, 0x63); Write(DATA, 0x0F); Write(DATA, 0x0F); Write(DATA, 0xA5); Write(DATA, 0xA5);	// Electronic Volumn Set 2 // GVDD[4:0] 0~31 => 3.1+(0.1xGVDD) // GVCL[4:0] 0~31 => -3.1-(0.1xGVCL)
Write(COMMAND, 0x12); Write(DATA, 0xA5);	// SLP out
Write(COMMAND, 0x15); Write(DATA, 0xA5);	// display on
Write(DATA, 0x00); Write(DATA, 0x00); Write(DATA, 0x02); Write(DATA, 0x7F); Write(COMMAND, 0x25); Write(DATA, 0x00); Write(DATA, 0x9F);	// col. addr. setting // CSA[9:8] // CSA[7:0] // CEA[9:8] // CEA[7:0] // page addr. setting // PSA[7:0] // PEA[7:0] Max = 159
Write(DATA, 0x00); Write(DATA, 0xA5); Write(COMMAND, 0x2C); Write(DATA, 0xA5);	// write data command



11.0 Quality Assurance

11.1 Zone Definition



11.2 Rejection Criteria

11.2.1	Dimensional	Defects
--------	-------------	---------

Defect Category	Defect Description	Criterion	Drawing Specification
Glass Size	Dimensions of LCD, do not conform to the drawing	Reject	Refer to LCD Physical Dimension Drawing
Perimeter Seal Extension	Perimeter seal epoxy enters the effective viewing area	Reject	
End Seal Size	Size of end seal does not meet drawing specification	Reject	Refer to LCD Physical Dimension Drawing

11.2.2 Visual Defects

Defect Category	Defect Description	Criterion	Drawing Specification
Fracture	A type of glass breakage containing running cracks. Inspectors should attempt to remove it with fingernail. If removed, evaluate as chip	Reject – if the size is ≥ 30% of the contact ledge width.	Solve the state of the stat



Defect Category	Defect Description	Criterion	Drawing Specification
Chip	Chip in cross over area	 Reject - if the chip causes crossover dot to be exposed Chip on outside edge of the glass plate but is greater than 50% of glass thickness at crossover dot is reject able. 	Chip Epoxy of crossover dot exposed
Chip	Chip in contact pad area	Accept if:- a) $X \le 2.0$ mm b) $Y \le 0.5$ mm c) Z disregard	z x
	Chip in non- contact pad area	Accept if:- a) $X \le 6.0$ mm b) $Y \le 1.0$ mm c) Z disregard	Z X X Y X X X X X X X X X X X X X X X X
	Chip in perimeter seal area	Accept if:- a) $Y \le 1/3$ of perimeter seal width (W) b) $X \le 3.0$ mm c) Z disregard d) X and Y not touch crossover dot	
Corner Chip	Corner chip within seal area	Accept if:- a) $X \le 1/3$ of perimeter seal width (W) b) $Y \le 1/3$ of perimeter seal width (W) c) Z disregard	× × × × × × × × × × × × × ×
	Corner chip not effecting contact pad / ITO	Accept if:- a) $XY \le 4mm^2$ AND b) $Y \le D$ and $X \le 2.0mm$ c) Z disregard	



Defect Category	Defect Description	Criterion	Drawing Specification
	Corner chip effecting contact pad / ITO	A) Accept if:- a) $XY \le 4mm^2$ AND b) $Y \le D$ and $X \le 2.0mm$ B) Accept if:- a) $X1 \le 2.0mm$ b) $Y1 \le 0.5mm$ Z diamograph	
		Z disregard	
Glass flare	A thin layer of glass flare at contact area	Accept if:- a) Flare thickness ≤ ¼ W when W ≤ 3mm b) Flare thickness ≤ 1mm when W > 3mm W: Contact ledge width	
Glass burr	A rough edge(s) left along the scribing edge (i.e. along the edges of display)	Reject – if the burr cause undersize or oversize of the LCD	Refer to LCD Physical Dimension Drawing
Rainbow	Colored ring in sharp blotches observed	Reject – if 3 or more colored rings in sharp blotches of color are observed. (Limit samples should be used when applicable)	
Discoloration		Reject - if the discolorations enter the active viewing area of LCD. Color of the LCD shall follow product specification as specified in the manufacturing specification	
Air Void	LC does not fulfill the display	Reject	
Fill end contamination	Discoloration at end seal area	Reject if discoloration exceeded the baffle (for display with baffle) or viewing area (for display without baffle)	



Defect Category	Defect Description	Cri	terion			Drawing Specification
Polarizer defect	Polarizer coverage	 Polarizer should cove of display. It is acceptable if per sides could be seen. It is acceptable if pol meeting the tolerance drawing. It is reject able if pola not even 	Refer to LCD Physical Dimension Drawing			
	Polarizer Peeling / delamination	1-Reject if any edge or lifted up or not adher				
	Polarizer1- Any scratch should be acceptable if it is not visible from viewing distance at head of position 2-Polarizer scratch in viewing area is reject able if it is visible from the specified viewing distance 3-Defect, which is visible under surface glare, should be disregard					
	Polarizer damage	1-Stain mark or depress surface should be accep from viewing distance 2-Defect, which is visit should be disregard				
	Polarizer					
	bubble /	Zone /			ble No.	B
	Foreign material	Dimension	A	B	C	← A →
		$D \le 0.30$ mm	NC	NC	NC if the Polarizer	D = (A + B)/2
		$D \le 0.50$ mm $0.50 < D \le 0.60$ mm	2	NC 2	not lifted	
		D > 0.60mm	0	0	up/ peel	
		D > 0.00mm 0 0 off NC: No count D: Mean Diameter of Defect 3 are the totally permissible numbers of bubble				

11.2.4 Electrical Test Defects

Defect Category	Defect Description	Criterion	Drawing Specification
Missing	Part of the pattern	Reject	
common	does not light up		
Missing	One or few	Reject	
segment	segment does not light up		
Common-	Common and	Reject	
common short	common		
	connected		



Segment-	Segment and	Reject		
segment short	segment connected			
Common –	Common and	Reject		
segment short	segment connected			
Wrong	Wrong viewing		ving angle not conform	
viewing angle	angle	to customer requirem		
Metal residue	Extra spot lights	Accept if ≤ 0.20 mm ((mean diameter)	
	up at the border of			
	the segment.			
Slow response	Response of the	Reject if it is visible a	at 30cm distance	
	display on one side			
	slower than the			
	other side			
Pin Hole	Pin hole / void at		-	V
	light up segment	Zone /	Accontable No	→ ← '
		Dimension	Acceptable No.	
		Located inside	- 1 per pixel/dot	
		single pixel/dot:-		
		$(X + Y)/2 \le$	- 3 per display	
		0.20mm	(Active Area)	│
		Laid over the plural	- 1 per pixel/dot	
		pixel/dots:	- 3 per display	Х
		$(X + Y)/2 \le$	(Active Area)	
		0.20mm	(neuve nieu)	
		(³ / ₄ or larger part of a	lot area has to be	
		effective for display)	ioi area nas io be	
		ejjecuve jor aispiay)		
Deformed	Lacked	Accept if:		
display dot	deformation	i) $X \le 0.15$ and		X
display dot	derormation	i) $Y \le 0.15$ and ii) $Y \le 0.15$		
		II) I <u>-</u> 0.15		
	Added	Accept if:		
	deformation	i) $X < 0.02$ and		
		ii) Y < 0.02		
		,		Y
Reverse twist/	Segment are	Reject		
tilt	darker or clearer	5		
	than other area of			
	the same segment			
Misalignment	Segment fatter or	Reject if $> 10\%$ of d	esigned segment width	
Billouid	smaller or extra	and visible at 30cm d		
	segment	und fibible at 500ill a		
Segment	Light up segment	Reject		
Smearing	smear	nojoci		
Dim segment	Display shows	Reject		
Dim segment		Reject		
	poor contrast at pre set voltage			



Defect Category	Defect Description	Crit	terion	Drawing Specification		
Black Spot, White Spot	Black Spot, White Spot and Foreign	Zone /	Ace			
and Foreign	Material	Dimension	Α	В	С	В
Material		D <u>< 0.10mm</u>	NC	NC	NC	
		0.10 <d 0.15mm<="" <="" td=""><td>3</td><td>3</td><td>NC</td><td>D = (A + B)/2</td></d>	3	3	NC	D = (A + B)/2
		$0.15 < D \le 0.25 mm$	1	2	NC	0 - (((0))2
		$0.25 < D \leq 0.35 mm$	1	1	NC	
		D > 0.35 mm	0	0	NC	
		NC: No count				
		D: Mean Diameter of Defect				

11.2.5	Black Spot,	White Spot and	Foreign Material	(Solid Figure)
--------	-------------	----------------	------------------	----------------

*Note: The 1/3 or larger parts of individual dot has to be lighted on.

The solid figure is that the defect has clear-cut outline at the optimum driving condition in both positive and negative, of which size does not change when the contrast changes.

11.2.6 Black Spot, White Spot and Foreign Material (Faded Figure)

Defect Category	Defect Description	Crit	terion		Drawing Specification	
Black Spot,	Black Spot, White					
White Spot	Spot and Foreign	Zone /	Acc	ceptable	No.	
and Foreign	Material	Dimension	Α	В	С	В
Material		$D \le 0.60 \text{mm}$ NC NC NC				
		$0.60 < D \le 0.70 \text{mm}$ 3 NC		D = (A + B)/2		
		$0.70 < D \le 0.80 mm$	$0 < D \le 0.80 \text{mm}$ 1 NC		0 - (((+ 0))2	
		D > 0.80 mm 0 NC				
		NC: No count				
		D: Mean Diameter of	Defect			

*Note: Faded figure means that the defects has unclear outline at the optimum driving condition in both positive and negative, of which size seems to change when the contrast changes.



Defect Category	Defect Description	Criterion					Drawing Specification
Line shape	Line shape and						
and scratches	scratches	Zone /Dir	nension	Ace	ceptable	No.	
		Х	Y	А	В	С	
		NC	≤ 0.03mm	NC	NC	NC	
		$\leq 2 \text{ mm}$	\leq 0.05mm	1	1	NC	
		$\leq 1 \text{ mm}$	≤ 0.10mm	1	2	NC	
		NC	≥ 0.10mm	Due	to (1) r defect		

11.2.7 Line Shape and Scratches

*Note: Length is X and Width is Y.

REMARK:

i) Total amount of spot defects including round and linear – A total of 5 permissible numbers of defects in Zone A & B including above (12.2.5), (12.2.6), (12.2.7). Regardless of number of defects, the minimum distance between individual defects have to be 5mm or larger.

ii) All the other items of inspection that are not included herein must be determined by the "Limit Standard" sample, which were occasionally set up with the mutual consent of both parties. In every case of the items set up with the Limit Standard, the Limit Standard always takes precedence over the other means of definition.



12.0 Precaution for using LCM

1. Liquid Crystal Display (LCD)

LCD is made up of glass, organic sealant, organic fluid and polymer based polarizers. The following precautions should be taken when handling.

- Keep the temperature within the range of use and storage. Excessive temperature and humidity could cause polarization degredation, polarizer peel off or bubble.
- b) Do not contact the exposed polarizer with anything harder than HB pencil lead. To clean dust off the display surface, wipe gently with cotton, chamois or other soft material soaked in petroleum benzin.
- c) Wipe off saliva or water drops immediately. Contact with water over a long period of time may cause polarizer deformation or colour fading, while an active LCD with water condensation on its surface will cause corrosion of ITO electrodes.
- Glass can be easily chipped or cracked from rough handling, especially at corners and edges.
- e) Do not drive LCD with DC voltage.

2. Liquid Crystal Display Modules.

2.1 Mechanical Considerations

LCM are assembled and adjusted with a high degree of precision. Avoid excessive shocks and do not make any alterations or modification. The following should be noted.

- a) Do not tamper in any way with the tabs on the metal frame.
- b) Do not modify the PCB by drilling extra holes, changing its outline, moving its component or modifying its pattern.
- c) Do not touch the elastomer connector, especially insert a backlight panel (for example, EL)
- d) When mounting a LCM make sure that the PCB is not under any stress such as bending or twisting. Elastomer contacts are very delicate and missing pixels could result from slight dislocation of any of the elements.

 e) Avoid pressing on the metal bezel, otherwise the elastomer connector could be deformed and lose contact, resulting in missing pixels.

2.2 Static Electricity

LCM contains CMOS LSI's and the same precaution for such devices should apply, namely

- a) The operator should be grounded whenever he/she comes into contact with the module. Never touch any of the conductive parts such as the LSI pads, the copper leads on the PCB and the interface terminals with any parts of the human body.
- b) The modules should be kept in antistatic bags or other containers to static for storage.
- c) Only properly grounded soldering irons should be used.
- d) If an electric screwdriver is used, it should be well grounded and shielded from commutator spark.
- e) The normal static prevention measures should be observed for work clothes and working benches, the latter conductive (rubber) mat is recommended.
- f) Since dry air is inductive to statics, a relative humidity of 50-60% is recommended.

2.3 Soldering

- a) Solder only to the I/O terminals.
- b) Use only soldering irons with proper grounding and no leakage.
- c) Soldering temperature: 280 °C
- d) Soldering time: 3 to 4 sec
- e) Use eutectic solder with resin flux fill.
- f) If flux is used, the LCD surface should be covered to avoid flux spatters. Flux residue should be removed afterwards.



2.4 Operation

- a) The contras can be adjusted by varying the LCD driving voltage V0
- b) Driving voltage should be kept within specified range, excess voltage shortens display life.
- c) Response time increases with decrease in temperature.
- d) Display may turn black or dark blue at temperature above its operational range, this is (however not pressing on the viewing area) may cause the segments to appear "fractured".
- e) Mechanical disturbance during operation (such as pressing on the viewing area) may cause the segments to appear "fractured".


2.5 Storage

If any fluid leaks out of the damage glass cell, wash off any human part that comes into contact with soap and water. Never swallow the fluid. The toxicity is extremely low but caution should be exercised at all the time.

2.6 Limited Warranty

Unless otherwise agreed between Crystal Clear Technology and customer, Crystal Clear Technology will replace or repair any of its LCD and LCM which is found to be defective electrically and visually when inspected in accordance with Crystal Clear Technology acceptance standards, for a period of one year from date of shipment. Confirmation of such date shall be based on freight documents. The warranty liability of Crystal Clear Technology is limited to repair and/or replacement on the terms set forth above. Crystal Clear Technology will not responsible for any subsequent or consequential events.







Crystal Clear Technology 16 Jalan TP5—Taman Perindustrian Sime UEP 47600 Subang Jaya—Selangor DE Malaysia